(11) EP 0 506 446 B1

(12)

## **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent: 10:0751996 Bulletin 1996/28

- (51) Int CL<sup>6</sup>: **H03M 5/14**, G11B 20/14, G11B 15/18
- (21) Application number: 92302694.2
- (22) Date of filing: 27.03.1992
- (54) Digital modulating method and digital modulating apparatus

Verfahren und Vorrichtung zur digitalen Modulation Méthode et dispositif de modulation numérique

- (84) Designated Contracting States: **DE ES FR GB**
- (30) Priority: 29.03.1991 JP 66963/91
- (43) Date of publication of application: \$30.091992 Bulletin 1992/40
- (73) Proprietor: SHARP KABUSHIKI KAISHA Osaka 545 (JP)
- (72) Inventor: Konno, Ichirou Chiba-ken, (JP)

- (74) Representative: Brown, Kenneth Richard et al R.G.C. Jenkins & Co.
   26 Caxton Street London SW1H 0RJ (GB)
- (56) References cited:

EP-A- 0 104 700

EP-A- 0 319 101

EP-A- 0 339 724

US-A- 4 833 470

 PATENT ABSTRACTS OF JAPAN vol. 13, no. 537 (P-968), 30 November 1989; & JP-A-01220213

P 0 506 446 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

20

35

### Description

### BACKGROUND OF THE INVENTION

### Field of the Invention

The present invention relates generally to digital modulating methods and digital modulating apparatus using the same, and particularly to a coding method in digital recording.

### Description of the Background Art

Coding in digital recording means to convert a data word sequence with bit intervals of Tb into a codeword sequence with bit intervals of Ts according to a certain rule (a coding rule). Also, coding in which a data word sequence is divided for each information of m bits (m  $\geq$  2) and sequentially converted into a codeword of n bits (n  $\geq$  m) is called block coding. The converted codeword sequence is further converted (modulated) into a recording pattern sequence (recording current form) according to the NRZL rule or the NRZI rule.

Now, coding according to the NRZL rule will be described. In the NRZL rule, a bit "0" corresponds to a certain level (e.g., a low level) and a bit "1" corresponds to another level (e.g., a high level) in a codeword sequence. If a minimum value of the number of continuing same bits in a codeword sequence is expressed as a parameter d (corresponding to a minimal runlength) and a maximum value thereof is expressed as a parameter k (corresponding to a maximal runlength), a minimum length between transitions Tmin and a maximal length between transitions Tmax are expressed as the following expressions, respectively.

$$Tmin = (m/n) \cdot d \cdot Tb \tag{1}$$

$$Tmax = (m/n) \cdot k \cdot Tb \tag{2}$$

Also, a ratio Tmin/Tb of the minimum length between transitions Tmin and the bit interval Tb of a data word sequence is referred to as a Density Ratio DR, which is expressed as the following expression.

$$DR = (m/n) \cdot d \tag{3}$$

In digital modulation, it is preferred that the minimum length between transitions Tmin is long and the maximal length between transitions Tmax is short. Also, a larger density ratio DR is more advantageous in high density recording. The relation among a data word sequence, a codeword sequence and a recording pattern sequence is shown in Fig. 15.

Accumulated charge obtained by, assigning charge +1 to a high level of a recording pattern sequence and assigning charge -1 to a low level, sequentially adding charges from the beginning of a recording pattern sequence is called DSV (Digital Sum Variation). That is to say, the DSV shows the difference between the num-

bers of bits "1" and bits "0" from the beginning to a certain bit in a recording pattern sequence. In the block coding, a total sum of charge in one codeword is called CDS (Code-word Digital Sum). That is to say, the CDS shows the difference between the numbers of bits "1" and bits "0" in one codeword.

Digital modulating methods according to the block coding method include the 8-10 modulating method in which a 8-bit data word is converted into a 10-bit codeword and then NRZ-or NRZI-modulated and recorded, the 8-14 modulating method in which a 8-bit data word is converted into a 14-bit codeword, NRZ or NRZI modulated and recorded, and so forth.

In order to precisely trace recording tracks in reproducing, tracking control is performed such as ATF (Automatic Track Finding), DTF (Dynamic Track Following) and so forth. It is necessary to record a pilot signal in each track of a recording medium for the tracking control. As a method of recording such a pilot signal, there is a recording method in which a pilot signal is superimposed upon digitally modulated data. This method, however, has problems, for example, that a reproduced signal is likely to undergo crosstalk disturbance due to a pilot signal in reproducing.

Accordingly, the 8-10 modulating method, the 12-15 modulating method and so forth are proposed in which control is performed so that DSV varies periodically in digital modulation and the periodical variation of DSV is used as a pilot signal. Such a 8-10 modulating method and a 12-15 modulating method are respectively described in "An Experimental Digital VCR with 40 mm Drum, Single Actuator and DCT-based Bit-rate Reduction" by S.M.C Borgers et al., IEEE Transactions on Consumer Electronics, Vol. 34, No. 3, August 1988, pp. 597-605, and in "A Study on the Servo Method for Home Use Digital VTR" by M. Nagasawa et al., Institute of Television Engineers of Japan (ITEJ) Technical Report Vol. 14, No. 41, VIR '90-43, Aug. 1990, pp. 1-6. In these modulating methods, tracking control is enabled with variation periods of DSV being different for each track. According to such modulating methods, a reproduced signal is prevented from undergoing crosstalk disturbance due to a pilot signal.

In the above-described 8-10 modulating method and 12-15 modulating method, the minimum length between transitions Tmin is 0.8Tb and the density ratio DR is 0.8. Thus, since the density ratio DR is smaller than 1, it is disadvantageous to high density recording.

EP-A-0 104 700 discloses a digital modulating method for converting an 8-bit data word sequence into a 16-bit codeword sequence whose d.c. content varies at a low frequency to provide an active tracking control. The method provides a minimum length between transitions Tmin of 1 Tb and a recording density DR of 1.

EP-A-0 319 101 discloses a digital modulating method for converting an information signal into a multibit codeword sequence. In each codeword, the number of successive bits of a first logic value ("1") is at least

40

45

50

equal to P and groups of at least P bits of the first logic value are separated by at least Q successive bits of a second logic value ("0"), wherein P is an integer greater than or equal to 1 and Q is an integer greater than P. The number of bits of the first logic value is codeword-dependent.

### SUMMARY OF THE INVENTION

It is an object of the present invention to provide a digital modulating method and a digital modulating apparatus with smaller crosstalk disturbance due to a pilot signal which is advantageous to high density recording.

A digital modulating method according to the present invention is defined by claim 1. The sub-claims 2 to 8 are directed to embodiments of the method.

In the digital modulating method according to the present invention, since the number of identical bits which are continuous in a 15-bit codeword sequence is not less than 2 and not more than 8, n=15, m=8, d=2 and k=8 in the expressions (1) and (2). Accordingly, from the expression (1), the minimum length between transitions Tmin is 1.07Tb and the maximal length between transitions Tmax is 4.27Tb. Also, from the expression (3), the density ratio DR is 1.07. As described above, the density ratio DR is larger than 1.

Also, since one of a plurality of 15-bit codewords assigned to each 8-bit data word is selected so that DSV at a last bit of each 15-bit codeword periodically varies, the periodical variation of DSV can be used as a pilot signal. Such a pilot signal does not give crosstalk disturbance to a reproduced signal in reproducing.

A digital modulating apparatus according to the present invention is defined by claim 9. The sub-claims 10 to 13 are directed to embodiments of the apparatus.

In the digital modulating apparatus according to the present invention, a 8-bit data word sequence is converted into a 15-bit codeword sequence so that a density ratio DR is larger than 1 and DSV at a last bit of each 15-bit codeword periodically changes. Accordingly, high density recording is enabled and also, the crosstalk disturbance due to a pilot signal can be avoided.

### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram illustrating a table of codewords sorted on the basis of initial two bits and CDS.

Fig. 2 is a diagram illustrating an example of assigning sorted codewords to 8-bit data words of 0 through 255

Fig. 3 is a diagram illustrating an example of assigning four codewords to each 8-bit data word.

Fig. 4 is a diagram illustrating an example of assigning four codewords to each 8-bit data word.

Fig. 5 is a diagram illustrating an example of assigning four codewords to each 8-bit data word.

Fig. 6 is a diagram illustrating an example of assigning four codewords to each 8-bit data word.

Fig. 7 is a diagram illustrating an example of assigning four codewords to each 8-bit data word.

Fig. 8 is a diagram illustrating an example of assigning four codewords to each 8-bit data word.

Fig. 9 is a diagram illustrating an example of assigning four codewords to each 8-bit data word.

Fig. 10 is a diagram illustrating an example of assigning four codewords to each 8-bit data word.

Fig. 11 is a diagram illustrating a modulation example using the digital modulating method according to one embodiment of the present invention.

Fig. 12 is a diagram illustrating selection of codewords on the basis of control conditions.

Fig. 13 is a block diagram of a modulating circuit using the digital modulating method according to one embodiment of the present invention.

Fig. 14 is a diagram illustrating one example of tracking control with pilot signals of four frequencies.

Fig. 15 is a diagram illustrating relation among a data word, a codeword and a recording pattern.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to Figs. 1 through 12, a digital modulating method according to one embodiment of the present invention will be described.

In the digital modulating method of this embodiment, a 15-bit codeword corresponding to each 8-bit data word is determined according to the following procedures so that DSV at a final bit of each codeword periodically changes and also predetermined conditions are satisfied

First, codes which satisfy the following conditions (1) through (4) are selected as candidates of codewords in 2<sup>15</sup> of 15-bit codewords (hereinafter, simply referred to as a codeword).

- (1) The number of continuous identical bits at a beginning portion of a codeword is 7 or smaller.
- (2) The number of continuous identical bits at an ending portion of a codeword is 7 or smaller.
- (3) The number of continuous identical bits is not less than 2 and not more than 8 from a second bit to a fourteenth bit in a codeword.
- (4) An absolute value of CDS of a codeword is not more than 3.

With the conditions (1) through (3), the number of continuous identical bits can be not less than 2 and not more than 8 in a codeword sequence. Since the number of continuous same bits is 2 or larger in a codeword sequence, d=2 in expression (1). Accordingly, the minimum length between transitions Tmin is 1.07Tb. Also, since the number of continuous identical bits is 8 or smaller in a codeword sequence, k=8 in expression (2). Accordingly, the maximal length between transitions Tmax is 4.27Tb. Also, from expression (3), the density

 $N_1 m_1 = 8.15$ d, k = 2.8

V5 V

Next, the candidates of codewords are respectively sorted into groups of codewords starting with "00", "01", "10" and "11", and each group of codewords is further sorted into codewords of which CDS are equal to +3, +1, -1, -3, respectively. The numbers of codewords thus sorted are shown in Fig. 1.

For example, in the codewords beginning with "00", the number of codewords having CDS of +3, +1, -1, -3 are 54, 95, 120, 115, respectively.

Furthermore, for codewords respectively starting with "00", "01", "10", "11", first code pairs (+3, -1) are produced including codewords with CDS of +3 and codewords with CDS of -1 and second code pairs (+1, -3) are produced including codewords with CDS of +1 and codewords of CDS of -3.

One of the plurality of first code pairs (+3, -1) and one of the second code pairs (+1, -3) are assigned to each of 8-bit data words of 0 through 255. As described above, four codewords are assigned to each of the 8-bit data words. The number of code pairs sorted on the basis of initial two bits and the number of codeword pairs assigned to 8-bit data words are shown in Fig. 2.

For example, the number of first code pairs (+3, -1) including codewords beginning with "00" is 54, and 53 of the first code pairs (+3, -1) are assigned to 8-bit data words of 0 through 52. An example of assigning four codewords to each of 8-bit data words is shown in Figs. 3 through 10.

Now, combining conditions among codewords will be described. If codewords are selected according to the combining conditions (A) through (D) shown below, the number of continuing identical bits at combining portions among codewords can be not less than 2 and not more than 8.

- (A) When last 2 bits of a preceding codeword are "00", a codeword starting with "11" or "01" is selected.
- (B) When last 2 bits of a preceding codeword are "01", a codeword beginning with "11" or "10" is selected.
- (C) When last 2 bits of a preceding codeword are "10", a codeword beginning with "00" or "01" is selected.
- (D) When last 2 bits of a preceding codeword are "11", a codeword beginning with "00" or "10" is selected.

As seen from Fig. 2, regardless of the previous 55 codeword, a code pair which satisfies the above-identified combining conditions (A) through (D) can be prepared for each 8-bit data word.

For example, let us consider selection of codewords for 8-bit data words of 0 through 52. When last two bits of the previous codeword are "00" or "01", a second code pair (+1, -3) including codewords beginning with "11" can be selected. This satisfies the combining conditions (A) and (B). When final two bits of the previous codeword are "10" or "11", a first code pair (+3, -1) including codewords beginning with "00" can be selected. This satisfies the combining conditions (C) and (D).

According to the following control conditions (a), (b), a control value CD of DSV at the last bit of each codeword and a real value RD of DSV at the last bit of each codeword are determined. A control value of DSV at the last bit of each codeword is referred to as a control value of DSV and a real value of DSV at the last bit of each codeword is referred to as a real value of DSV, hereinafter. A control value CD of DSV means a target value of DSV which periodically changes.

(a) A difference between the current control value  $CD_n$  of DSV and the next control value  $CD_{n+1}$  of DSV is set to either one of -1, 0, +1.

If  $\mathrm{CD_n}$  -  $\mathrm{CD_{n+1}}$  is set to -1, a control value CD of DSV changes in a positive direction, and if it is set to +1, a control value CD of DSV changes in the negative direction, and if it is set to 0, a control value CD of DSV maintains a constant value. From the control condition (a), the following expression holds

$$-1 \le CD_n - CD_{n+1} \le 1 \tag{4}$$

Control values CD of DSV are set as shown in Fig. 11, for example.

(b) A difference between a present real value  $\mathsf{RD}_n$  of DSV and a present control value  $\mathsf{CD}_n$  of DSV is set to a value not less than -1 and not more than +2. Accordingly, the expression below holds.

$$-1 \le RD_n - CD_n \le 2 \tag{5}$$

On the basis of the control conditions (a) and (b), as shown in Fig. 12, one of codewords included in the first code pair (+3, -1) or one of codewords included in the second code pair (+1, -3) is selected as the next real value  $\mathrm{RD}_{n+1}$  of DSV in a one-to-one manner. This will be described below.

$$A = CD_n - CD_{n+1}$$
 (6)

$$B = RD_{n} - CD_{n} \tag{7}$$

Then, the expression below holds

$$A + B = RD_n - CD_{n+1}$$
 (8)

The expression below holds from expression (5).

$$-1 \le RD_{n+1} - CD_{n+1} \le 2 \tag{9}$$

The expression below holds from expressions (8)

4 states

- escirateur es a 4-state machine With 2 code words for each into word

15

20

and (9).

$$-1 - (A + B) \le RD_{n+1} - RD_n \le 2 - (A + B)$$

(10)

RD<sub>n+1</sub> - RD<sub>n</sub> is equal to CDS of the next codeword.
On the other hand, from expressions (4) and (5), the following expression holds.

$$-2 \le A + B (= RD_n - CD_{n+1}) \le 3$$
 (11)

Accordingly, A + B takes a value of 3 through -2.
When A + B = 3, from expression (10), -4 ≤ CDS
≤ -1 holds. Accordingly, a codeword with CDS equal to
-1 or -3 is selected

If A + B = 2, from expression (10),  $-3 \le CDS \le 0$  holds. Accordingly, a codeword with CDS equal to -1 or -3 is selected.

If A + B = 1, from expression (10),  $-2 \le CDS \le 1$  holds. Accordingly, a codeword having CDS equal to +1 or -1 is selected.

If A + B = 0, from expression (10),  $-1 \le CDS \le 2$  holds. Accordingly, a codeword having CDS of  $+1 \cdot$  or -1 is selected.

If A + B = -1, from expression (10),  $0 \le CDS \le 3$  holds. Accordingly, a codeword with CDS of +1 or +3 is selected.

If A + B = -2, from expression (10),  $1 \le CDS \le 4$  holds. Accordingly, a codeword with CDS equal to +3 or +1 is selected.

In summary, if A + B is 3 or 2, a codeword with CDS of -1 or -3 is selected. If A + B is equal to 1 or 0, a codeword having CDS equal to +1 or -1 is selected. If A + B is -1 or -2, a codeword with CDS equal to +3 or +1 is selected.

As described above, a real value RD of DSV varies inside a zone which changes periodically as shown by a broken line in Fig. 11. Accordingly, tracking control can be applied by using the DSV as a pilot signal.

Fig. 13 is a block diagram of a 8-15 modulating circuit using the digital modulating method of this embodiment.

A DSV control value output unit 1 controls amplitude and frequency of a pilot signal by controlling DSV. DSV control value output unit 1 provides a vector signal (CD<sub>n</sub> - CD<sub>n+1</sub>) for DSV control as an output. The vector signal indicates either one of "-1", "0", "+1" by the DSV control condition (a). When the vector signal indicates "-1", a DSV control value CD changes in a positive direction, when it indicates "+1", it changes in a negative direction, and if it indicates "0", it maintains a constant value (refer to Fig. 11).

An adder 2 obtains a sum of values applied to three input terminals a, b, c and provides the sum as an output from an output terminal. A difference between a current real value  $RD_n$  of DSV and a current control value  $CD_n$  of DSV, (RDn-CDn), is applied to input terminal a and a vector signal ( $CD_n - CD_{n+1}$ ) for DSV control is applied

to input terminal b. A value  $(\mathsf{RD}_{\mathsf{n-1}} - \mathsf{RD}_{\mathsf{n}})$  of CDS of a codeword selected by a 8-15 converting unit 6 which will be described later is applied to input terminal c. Accordingly, a sum thereof  $(\mathsf{RD}_{\mathsf{n+1}} - \mathsf{CD}_{\mathsf{n+1}})$  is provided as an output from the output terminal of adder 2. The sum attains "-1" through "+2" (refer to expression (9)). An output of adder 2 is latched in a latch circuit 3. An output of latch circuit 3 indicates a difference  $(\mathsf{RD}_{\mathsf{n}} - \mathsf{CD}_{\mathsf{n}})$  between a current real value  $\mathsf{RD}_{\mathsf{n}}$  of DSV and a current control value  $\mathsf{CD}_{\mathsf{n}}$  of DSV.

A sum of values provided to two input terminals a, b is found by adder 4, which is outputted from an output terminal. A vector signal  $(CD_n - CD_{n+1})$  for DSV control is applied to input terminal a and an output  $(RD_n - CD_n)$  of latch circuit 3 is applied to input terminal b. Accordingly, a sum  $(RD_n - CD_{n+1})$  of those values is outputted from the output terminal of adder 4. The sum is "-2" through "+3" from control conditions of DSV (refer to expression (11)).

A comparator 5 provides a control signal a to 8-15 converting unit 6 when an output of adder 4 is "+3" or "+2", provides a control signal b to 8-15 converting unit 6 when an output thereof is "+1" or "0", and provides a control signal c to 8-15 converting unit 6 when an output thereof is "-1" or "-2". Latch circuit 7 temporarily stores last two bits of a codeword.

8-15 converting unit 6 receives a 8-bit data word and provides a codeword as an output. That is, 8-15 converting unit 6 selects one of codewords on the basis of an inputted 8-bit data word, a control signal from comparator 5 and last two bits of the previous codeword stored in latch circuit 7 and provides the same as an output. 8-15 converting unit 6 selects a codeword with CDS of -1 or -3 when a control signal is "a", selects a codeword with CDS of +1 or -1 when a control signal is "b", and selects a codeword with CDS of +3 or +1 when a control signal is "c". Simultaneously, 8-15 converting unit 6 applies the last two bits of a codeword to latch circuit 7 and also provides a value (RD<sub>n+1</sub> - RD<sub>n</sub>) of CDS of that codeword to adder 2.

A codeword (parallel data) outputted from 8-15 converting unit 6 is converted into 15-bit serial data (15-bit serial modulation signal) by a P-S (Parallel - Serial) converting unit 8.

For example, in Fig. 11, if  $RD_n - CD_n = 0$ ,  $CD_n - CD_{n+1} = -1$ , then  $A + B = RD_n - CD_{n+1} = -1$ . Accordingly, a control signal is "c". Therefore, a codeword with CDS equal to +3 or +1 is selected. When a first code pair (+3, -1) is selected, a codeword with CDS of +3 is selected, and when a second code pair (+1, -3) is selected, a codeword of CDS of +1 is selected. As in the example shown in Fig. 11, when a first code pair (+3, -1) is selected on the basis of an inputted 8-bit data word and the last two bits of the previous codeword, a codeword with CDS equal to +3 is selected. Thus,  $RD_{n+1} - RD_n = +3$ . As a result,  $RD_{n+1} - CD_{n+1} = +2$ .

As described above, a pilot signal necessary for the ATF method or the DTF method is obtained.

25

30

Next, an example of tracking control using the digital modulating method of this embodiment will be described

For example, let a recording rate be 30Mbps (bit per second). In this digital modulating method, DSV control is performed in 8-bit units, so that a reference frequency  $\rm f_{word}$  is 30MHz / 8 = 3.75MHz. The reference frequency  $\rm f_{word}$  is frequency-divided as described below.

$$\begin{split} &f_1 = f_{word} / 28 = 133.9 \text{KHz} \\ &f_2 = f_{word} / 32 = 117.2 \text{KHz} \\ &f_3 = f_{word} / 46 = 81.5 \text{KHz} \\ &f_4 = f_{word} / 38 = 98.7 \text{KHz} \end{split}$$

Codewords are determined so that values of DSV at the last bits of codewords change at these frequencies  $\mathbf{f}_1$  -  $\mathbf{f}_4$ . The DSVs which vary at frequencies  $\mathbf{f}_1$  -  $\mathbf{f}_4$  are used as pilot signals of four frequencies. That is, one period includes 28 codewords in a pilot signal of frequency  $\mathbf{f}_1$ , one period includes 32 codewords in a pilot signal of frequency  $\mathbf{f}_2$ , one period includes 46 codewords in a pilot signal of frequency  $\mathbf{f}_3$ , and one period includes 38 codewords in a pilot signal of frequency  $\mathbf{f}_4$ .

Control values CD of DSV are sequentially provided as outputs from DSV control value output unit 1 of Fig. 13 so that frequencies of pilot signals differ for each track. 15-bit serial data outputted from P-S converting unit 8 is recorded in tracks T1 - T4 shown in Fig. 14. Pilot signals with frequencies which are different for each track are thus recorded.

When reproducing, a pilot signal recorded in each of respective tracks T1 - T4 is reproduced, and a frequency of that pilot signal and a reference signal with the same frequency are multiplied. If the frequency of the pilot signal differs from the frequency of the reference signal, beat occurs corresponding to the difference of frequency. The frequency of the difference is extracted by a band-pass filter or the like and tracking information is obtained.

The digital modulating method of this embodiment can also be applied to tracking control methods with pilot signals of one frequency, two frequencies or other numbers of frequencies, as well as pilot signals of four frequencies.

As described above, according to the present invention, the number of identical bits which are continuous in a 15-bit codeword sequence is not less than 2 and not more than 8, and DSV at a last bit of each 15-bit codeword periodically varies. Accordingly, the density ratio increases and the periodical variation of DSV can be used as a pilot signal. As a result, high density recording is enabled and tracking control is also enabled in which a reproduced signal does not suffer from crosstalk disturbance due to a pilot signal.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the scope of the present invention being defined by the terms of the appended claims.

### 5 Claims

 A digital modulating method for converting an 8-bit data word sequence into a 15-bit codeword sequence, comprising the steps of:

assigning a plurality of 15-bit codewords to each 8-bit data word so that the number of continuous identical bits is not less than 2 and not more than 8 in the 15-bit codeword sequence; and

selecting one of the plurality of 15-bit codewords assigned to each 8-bit data word so that Digital Sum Variation at a last bit of each 15-bit codeword periodically changes, wherein:

said assigning step comprises producing a plurality of first code pairs each including a 15-bit codeword with Code-word Digital Sum of +3 and a 15-bit codeword with Code-word Digital Sum of -1 and a plurality of second code pairs each including a 15-bit codeword with Codeword Digital Sum of +1 and a 15-bit codeword with Code-word Digital Sum of -3, assigning one of said plurality of first code pairs and one of said plurality of second code pairs to each 8-bit data word, and selecting one of the first and second code pairs assigned to each 8-bit data word so that the number of continuous identical bits is not less than 2 and not more than 8 in the 15-bit codeword sequence; and said selecting step comprises selecting one of two 15-bit codewords included in the selected code pair so that Digital Sum Variation at a last bit of each 15-bit codeword periodically varies.

40 2. The digital modulating method according to claim 1, wherein said producing step comprises:

selecting 15-bit codewords as candidates out of 15-bit codewords, which satisfy conditions: (1) the number of continuous identical bits is not more than 7 at a beginning portion of a 15-bit codeword, (2) the number of continuous identical bits is not more than 7 at an ending portion of a 15-bit codeword, (3) the number of continuous identical bits from a second bit to a fourteenth bit of a 15-bit codeword is not less than 2 and not more than 8, and (4) an absolute value of Code-word Digital Sum of a 15-bit codeword is not more than 3;

sorting the selected 15-bit codewords as candidates into a group including 15-bit codewords beginning with 00, a group including 15-bit codewords beginning with 01, a group including

10

20

25

35

40

50

15-bit codewords beginning with 10 and a group including 15-bit codewords beginning with 11:

sorting 15-bit codewords included in each group into 15-bit codewords with Code-word Digital Sum of +3, 15-bit codewords with Codeword Digital Sum of +1, 15-bit codewords with Code-word Digital Sum of -1 and 15-bit codewords with Code-word Digital Sum of -3; and producing first code pairs each including a 15-bit codeword with Code-word Digital Sum of +3 and a 15-bit codeword with Code-word Digital Sum of -1 and producing second code pairs each including a 15-bit codeword with Codeword Digital Sum of +1 and a 15-bit codeword with Code-word Digital Sum of -3 in each of the group of 15-bit codewords beginning with 00, the group of 15-bit codewords beginning with 01, the group of 15-bit codewords beginning with 10 and the group of 15-bit codewords beginning with 11.

- 3. The digital modulating method according to claim 2, wherein said step of selecting one of said first and second code pairs comprises: (A) selecting a 15-bit codeword beginning with 11 or 01 when last two bits of a preceding 15-bit codeword are 00, (B) selecting a 15-bit codeword beginning with 11 or 10 when last two bits of a preceding 15-bit codeword are 01, (C) selecting a 15-bit codeword beginning with 00 or 01 when last two bits of a preceding 15-bit codeword are 10, and (D) selecting a 15-bit codeword beginning with 00 or 10 when last two bits of a preceding 15-bit codeword are 15-bit codeword beginning with 00 or 10 when last two bits of a preceding 15-bit codeword are 11.
- 4. The digital modulating method according to claim 1, wherein said step of selecting one of said two 15-bit codewords comprises:

determining a control value of Digital Sum Variation at a last bit of each 15-bit codeword and a real value of Digital Sum Variation at a last bit of each 15-bit codeword and selecting one of two 15-bit codewords included in the selected code pair on the basis of said determined Digital Sum Variation control value and the Digital Sum Variation real value:

wherein said Digital Sum Variation control value represents a target value of Digital Sum Variation which periodically varies.

5. The digital modulating method according to claim 4, wherein said determining step comprises setting a difference between a control value of Digital Sum Variation at a last bit of a current 15-bit codeword and a control value of Digital Sum Variation at a last bit of a next 15-bit codeword to one of predetermined values and setting a difference between a real value of Digital Sum Variation at a last bit of a current 15-bit codeword and a control value at a last bit of a current 15-bit codeword within a predetermined range.

- 6. The digital modulating method according to claim 5, wherein said step of selecting one of two 15-bit codewords comprises selecting one of said two 15-bit codewords so that a difference between a real value of Digital Sum Variation at a last bit of a current 15-bit codeword and a control value of Digital Sum Variation at a last bit of a next 15-bit codeword is within a predetermined range.
- 7. The digital modulating method according to claim 5, wherein said predetermined value includes -1, 0 and +1, and said predetermined range is not less than -1 and not more than 2.
  - 8. The digital modulating method according to claim 6, wherein said predetermined range is not less than -2 and not more than +3.
  - A digital modulating apparatus for converting an 8-bit data word sequence into a 15-bit codeword sequence, comprising:

control means (1) for generating a control signal for periodically changing Digital Sum Variation at a last bit of each 15-bit codeword; and converting means (2 - 7) for sequentially converting each 8-bit data word into a 15-bit codeword so that the number of continuous identical bits is not less than 2 and not more than 8 in a 15-bit codeword sequence in response to a control signal from said control means (1); wherein said converting means (2 - 7) produces a plurality of first code pairs each including a 15-bit codeword with Code-word Digital Sum of +3 and a 15-bit codeword with Code-word Digital Sum of -1 and a plurality of second code pairs each including a 15-bit codeword with Code-word Digital Sum of +1 and a 15-bit codeword with Code-word Digital Sum of -3, assigns one of said plurality of first code pairs and one of said plurality of second code pairs to each 8-bit data word, selects one of the first and second code pairs assigned to each 8-bit data word so that the number of continuous identical bits is not less than 2 and not more than 8 in a 15-bit codeword sequence, and selects one of two 15-bit codewords included in the selected code pair so that Digital Sum Variation at a last bit of each 15-bit codeword periodically varies.

The digital modulating apparatus according to claim
 wherein:

said control signal represents a difference be-

20

tween a control value of Digital Sum Variation at a last bit of a current 15-bit codeword and a control value of Digital Sum Variation at a last bit of a next 15-bit codeword, and said control value of Digital Sum Variation represents a target value of Digital Sum Variation which periodically changes; and

said converting means (2 - 7) converts each 8-bit data word into a 15-bit codeword on the basis of a difference between a control value of Digital Sum Variation at a last bit of a current 15-bit codeword and a control value of Digital Sum Variation at a last bit of 15-bit codeword and a real value of Digital Sum Variation at a last bit of a current 15-bit codeword.

The digital modulating apparatus according to claim
 wherein said converting means comprises:

first adding means (2);

first holding means (3) for temporarily holding an output of said first adding means (2); second adding means (4);

signal generating means (5) for generating a selection signal in response to an output of said second adding means (4);

8-15 converting means (6);

output means (6) for outputting a difference between a real value of Digital Sum Variation at a last bit of a next 15-bit codeword and a real value of Digital Sum Variation at a last bit of a current 15-bit codeword; and

second holing means (7) for temporarily holding last two bits of a 15-bit codeword, wherein: said first adding means (2) adds an output of said control means (1), an output of said first holding means (3) and an output of said output means (6);

said second adding means (4) adds an output of said control means (1) and an output of said first holding means (3); and

said 8-15 converting means (6) selects and outputs one of said 15-bit codewords on the basis of an inputted 8-bit data word, said selection signal and an output of said second holding means (7).

12. The digital modulating apparatus according to claim 11, wherein:

said signal generating means (5) generates a first control signal when an output of said second adding means (4) is a first value, generates a second control signal when an output of said second adding means (4) is a second value, and generates a third control signal when an output of said second adding means (4) is a third value; and

said 8-15 converting means (6) selects a 15-bit codeword with Code-word Digital Sum of -1 or -3 in response to said first selection signal, selects a 15-bit codeword with Code-word Digital Sum of +1 or -1 in response to said second control signal, and selects a 15-bit codeword with Code-word Digital Sum of +3 or +1 in response to said third control signal.

13. The digital modulating apparatus according to claim 11, further comprising parallel/serial converting means (8) for converting a 15-bit codeword outputted from said 8-15 converting means (6) into a 15-bit serial modulated signal.

### Patentansprüche

- Verfahren zur digitalen Modulation zum Umsetzen einer 8-Bit-Datenwortfolge in eine 15-Bit-Codewortfolge, mit den folgenden Schritten:
  - Zuordnen mehrerer 15-Bit-Codewörter zu jedem 8-Bit-Datenwort in solcher Weise, daß die Anzahl aufeinanderfolgender identischer Bits in der 15-Bit-Codewortfolge nicht kleiner als 2 und nicht größer als 8 ist; und
  - Auswählen eines der mehreren jedem 8-Bit-Datenwort zugeordneten 15-Bit-Codewörter in solcher Weise, daß sich der Wert der digitalen Summenänderung am letzten Bit jedes 15-Bit-Codeworts periodisch ändert, wobei:
  - der Zuordnungsschritt folgendes umfaßt: Erzeugen mehrerer erster Codepaare, von denen iedes ein 15-Bit-Codewort mit einer Codewort-Digitalsumme +3 und ein 15-Bit-Codewort mit einer Codewort-Digitalsumme -1 enthält, und mehrerer zweiter Codepaare, von denen jedes ein 15-Bit-Codewort mit einer Codewort-Digitalsumme +1 und ein 15-Bit-Codewort mit einer Codewort-Digitalsumme -3 enthält, Zuordnen eines der mehreren ersten Codepaare und eines der mehreren zweiten Codepaare zu jedem 8-Bit-Datenwort, und Auswählen des ersten oder zweiten Codepaars, wie sie jedem 8-Bit-Datenwort zugeordnet sind, in solcher Weise, daß die Anzahl aufeinanderfolgender identischer Bits innerhalb der 15-Bit-Codewortfolge nicht kleiner als 2 und nicht größer als 8 ist: und
  - der Auswahlschritt das Auswählen eines von zwei 15-Bit-Codewörtern umfaßt, die im ausgewählten Codepaar enthalten sind, in solcher Weise, daß sich der Wert der digitalen Summenänderung am letzten Bit jedes 15-Bit-Codeworts periodisch ändert.
- 2. Verfahren zur digitalen Modulation nach Anspruch

25

- bei dem der Erzeugungsschritt folgendes umfaßt:
- Auswählen von 15-Bit-Codewörtern als Kandidaten aus 15-Bit-Codewörtern, die die folgenden Bedingungen erfüllen: (1) die Anzahl aufeinanderfolgender identischer Bits ist im Anfangsabschnitt eines 15-Bit-Codeworts nicht größer als 7, (2) die Anzahl aufeinanderfolgender identischer Bits ist im Endabschnitt eines 15-Bit-Codeworts nicht größer als 7, (3) die Anzahl aufeinanderfolgender identischer Bits ist ab dem zweiten Bit bis zum vierzehnten Bit eines 15-Bit-Codeworts nicht kleiner als 2 und nicht größer als 8 und (4) der Absolutwert der Codewort-Digitalsumme eines 15-Bit-Codeworts ist nicht größer als 3;
- Sortieren der ausgewählten 15-Bit-Codewörter als Kandidaten in eine Gruppe von mit 00 beginnenden 15-Bit-Codewörtern; eine Gruppe von mit 01 beginnenden 15-Bit-Codewörtern, eine Gruppe von mit 10 beginnenden 15-Bit-Codewörtern und eine Gruppe von mit 11 beginnenden Codewörtern;
- Sortieren der 15-Bit-Codewörter in jeder Gruppe in 15-Bit-Codewörter mit der Codewort-Digitalsumme +3, 15-Bit-Codewörter mit der Codewort-Digitalsumme +1, 15-Bit-Codewörter mit der Codewort-Digitalsumme -1 und 15-Bit-Codewörter mit der Codewort-Digitalsumme -3; und
- Erzeugen erster Codepaare, von denen jedes ein 15-Bit-Codewort mit der Codewort-Digitalsumme +3 und ein 15-Bit-Codewort mit der Codewort-Digitalsumme -1 enthält, und Erzeugen zweiter Codepaare, von denen jedes ein 15-Bit-Codewort mit der Codewort-Digitalsumme +1 und ein 15-Bit-Codewort mit der Codewort-Digitalsumme -3 enthält, und zwar in jeder der folgenden Gruppen: der Gruppe von mit 00 beginnenden 15-Bit-Codewörtern, der Gruppe von mit 01 beginnenden 15-Bit-Codewörtern, der Gruppe von mit 10 beginnenden 15-Bit-Codewörtern und der Gruppe von mit 11 beginnenden 15-Bit-Codewörtern.
- 3. Verfahren zur digitalen Modulation nach Anspruch 2, bei dem der Schritt des Auswählens des ersten oder zweiten Codepaars folgendes umfaßt: (A) Auswählen eines mit 11 oder 01 beginnenden 15-Bit-Codeworts, wenn die letzten zwei Bits des vorangehenden 15-Bit-Codeworts 00 sind, (B) Auswählen eines mit 11 oder 10 beginnenden 15-Bit-Codeworts, wenn die letzten zwei Bits des vorangehenden 15-Bit-Codeworts 01 sind, (C) Auswählen eines mit 00 oder 01 beginnenden 15-Bit-Codeworts, wenn die letzten zwei Bits des vorangehenden 15-Bit-Codeworts 10 sind, und (D) Auswählen

- eines mit 00 oder 10 beginnenden 15-Bit-Codeworts, wenn die letzten zwei Bits des vorangehenden 15-Bit-Codeworts 11 sind,
- Verfahren zur digitalen Modulation nach Anspruch
   bei dem der Schritt des Auswählens eines der zwei 15-Bit-Codewörter folgendes umfaßt:
  - Bestimmen eines Steuerwerts zum Wert der digitalen Summenänderung am letzten Bit jedes 15-Bit-Codeworts sowie eines reellen Werts des Werts der digitalen Summenänderung am letzten Bit jedes 15-Bit-Codeworts, und Auswählen eines der zwei 15-Bit-Codewörter im ausgewählten Codepaar auf Grundlage des bestimmten Steuerwerts für den Wert der digitalen Summenänderung und des reellen Werts des Werts der digitalen Summenänderung;
  - wobei der Steuerwert für den Wert der digitalen Summenänderung einen Sollwert für die digitale Summenänderung repräsentiert, der sich periodisch ändert.
  - 5. Verfahren zur digitalen Modulation nach Anspruch 4, bei dem der Bestimmungsschritt folgendes umfaßt: Einstellen der Differenz zwischen dem Steuerwert des Werts der digitalen Summenänderung am letzten Bit eines aktuellen 15-Bit-Codeworts und des Steuerwerts des Werts der digitalen Summenänderung am letzten Bit des nächsten 15-Bit-Codeworts auf einen von mehreren vorgegebenen Werten, und Einstellen der Differenz zwischen dem reellen Wert des Werts der digitalen Summenänderung am letzten Bit des aktuellen 15-Bit-Codeworts und dem Steuerwert am letzten Bit des aktuellen 15-Bit-Codeworts in einem vorbestimmten Bereich.
- 6. Verfahren zur digitalen Modulation nach Anspruch 5, bei dem der Schritt des Auswählens eines der zwei 15-Bit-Codewörter folgendes umfaßt: Auswählen eines der zwei 15-Bit-Codewörter in solcher Weise, daß die Differenz zwischen dem reellen Wert des Werts der digitalen Summenänderung am letzten Bit des aktuellen 15-Bit-Codeworts und dem Steuerwert des Werts der digitalen Summenänderung am letzten Bit des nächsten 15-Bit-Codeworts in einem vorbestimmten Bereich liegt.
- Verfahren zur digitalen Modulation nach Anspruch
   bei dem der vorbestimmte Wert -1, 0 und +1 umfaßt und der vorbestimmte Bereich nicht kleiner als
   und nicht größer als 2 ist.
- Verfahren zur digitalen Modulation nach Anspruch
   6, bei dem der vorgegebene Bereich nicht kleiner als -2 und nicht größer als +3 ist.
  - 9. Vorrichtung zur digitalen Modulation zum Umset-

zen einer 8-Bit-Datenwortfolge in eine 15-Bit-Codewortfolge, mit:

- einer Steuereinrichtung (1) zum Erzeugen eines Steuersignals zum periodischen Ändern des Werts der digitalen Summenänderung am letzten Bit jedes 15-Bit-Codeworts; und
- einer Umsetzeinrichtung (2 7) zum sequentiellen Umsetzen, auf ein Steuersignal von der Steuereinrichtung (1) hin, jedes 8-Bit-Datenworts in solcher Weise in ein 15-Bit-Codewort, daß die Anzahl aufeinanderfolgender identischer Bits in einer 15-Bit-Codewortfolge nicht kleiner als 2 und nicht größer als 8 ist;
- wobei die Umsetzeinrichtung (2 7) mehrere erste Codepaare, von denen jedes ein 15-Bit-Codewort mit einer Codewort-Digitalsumme +3 und ein 15-Bit-Codewort mit einer Codewort-Digitalsumme -1 enthält, und mehrere zweite Codepaare, von denen jedes ein 15-Bit-Codewort mit einer Codewort-Digitalsumme +1 und ein 15-Bit-Codewort mit einer Codewort-Digitalsumme -3 enthält, erzeugt, sie eines der mehreren ersten Codepaare und eines der mehreren zweiten Codepaare jedem 8-Bit-Datenwort zuordnet, sie vom ersten und zweiten Codepaar, wie sie jedem 8-Bit-Datenwort zugeordnet sind, eines so auswählt, daß die Anzahl aufeinanderfolgender identischer Bits in einer 15-Bit-Codewortfolge nicht kleiner als 2 und nicht größer als 8 ist, und sie eines der im ausgewählten Codepaar enthaltenen zwei 15-Bit-Codewörter so auswählt, daß sich der Wert der digitalen Summenänderung am letzten Bit jedes 15-Bit-Codeworts periodisch ändert.
- Vorrichtung zur digitalen Modulation nach Anspruch 9, bei der:
  - das Steuersignal die Differenz zwischen dem Steuerwert des Werts der digitalen Summenänderung am letzten Bit des aktuellen 15-Bit-Codeworts und dem Steuerwort des Werts der digitalen Summenänderung am letzten Bit des nächsten 15-Bit-Codeworts repräsentiert, und der Steuerwert des Werts der digitalen Summenänderung den Sollwert der digitalen Summenänderung repräsentiert, der sich periodisch ändert; und
  - die Umsetzeinrichtung (2 7) jedes 8-Bit-Datenworts auf Grundlage der Differenz zwischen dem Steuerwert des Werts der digitalen Summenänderung am letzten Bit des aktuellen 15-Bit-Codeworts und dem Steuerwert des Werts der digitalen Summenänderung am letzten Bit des 15-Bit-Codeworts und dem reellen Wert des Werts der digitalen Summenänderung am letzten Bit des aktuellen 15-Bit-Code-

worts in ein 15-Bit-Codewort umsetzt.

- Vorrichtung zur digitalen Modulation nach Anspruch 10, bei dem die Umsetzeinrichtung folgendes aufweist:
  - eine erste Addiereinrichtung (2);
  - eine erste Speichereinrichtung (3) zum Zwischenspeichern des Ausgangssignals der ersten Addiereinrichtung (2);
  - eine zweite Addiereinrichtung (4);
  - eine Signalerzeugungseinrichtung (5) zum Erzeugen eines Auswahlsignals auf das Ausgangssignal der zweiten Addiereinrichtung (4) hin;
  - eine 8-15-Umsetzeinrichtung (6);
  - eine Ausgabeeinrichtung (6) zum Ausgeben der Differenz zwischen dem reellen Wert des Werts der digitalen Summenänderung am letzten Bit des nächsten 15-Bit-Codeworts und dem reellen Wert des Werts der digitalen Summenänderung am letzten Bit des aktuellen 15-Bit-Codeworts; und
  - eine zweite Speichereinrichtung (7) zum Zwischenspeichern der letzten zwei Bits eines 15-Bit-Codeworts: wobei:
  - die erste Addiereinrichtung (2) das Ausgangssignal der Steuereinrichtung (1), das Ausgangssignal der ersten Speichereinrichtung (3) und das Ausgangssignal der Ausgabeeinrichtung (6) addiert;
  - die zweite Addiereinrichtung (4) das Ausgangssignal der Steuereinrichtung (1) und das Ausgangssignal der ersten Speichereinrichtung (3) addiert; und
  - die 8-15-Umsetzeinrichtung (6) eines der 15-Bit-Codewörter auf Grundlage des eingegebenen 8-Bit-Datenworts, des Auswahlsignals und des Ausgangssignal der zweiten Speichereinrichtung (7) auswählt und ausgibt.
- Vorrichtung zur digitalen Modulation nach Anspruch 11, bei der:
  - die signalerzeugungseinrichtung (5) ein erstes Steuersignal erzeugt, wenn das Ausgangssignal der zweiten Addiereinrichtung (4) einen ersten Wert hat, sie ein zweites Steuersignal erzeugt, wenn das Ausgangssignal der zweiten Addiereinrichtung (4) einen zweiten Wert hat, und sie ein drittes Steuersignal erzeugt, wenn das Ausgangssignal der zweiten Addiereinrichtung (4) einen dritten Wert hat; und
  - die 8-15-Umsetzeinrichtung (6) auf das erste Auswahlsignal hin ein 15-Bit-Codewort mit einer Codewort-Digitalsumme von
  - 1 oder -3 auswählt, sie auf das zweite Steuersignal ein 15-Bit-Codewort mit einer Codewort-

10

35

15

Digitalsumme von +1 oder -1 auswählt, und sie auf das dritte Steuersignal ein 15-Bit-Codewort mit einer Codewort-Digitalsumme von +3 oder +1 auswählt.

Vorrichtung zur digitalen Modulation nach Anspruch 11, ferner mit einer Parallel/seriell-Umsetzeinrichtung (8) zum Umsetzen eines von der 8-15-Umsetzeinrichtung (6) ausgegebenen 15-Bit-Codeworts in ein serielles, moduliertes 15-Bit-Signal.

### Revendications

 Procédé de modulation numérique destiné à convertir une séquence de mots de données de 8 bits en une séquence de mots de code de 15 bits, comportant les étapes consistant:

> à affecter une multiplicité de mots de code de 15 bits à chaque mot de données de 8 bits de sorte que le nombre de bits identiques consécutifs ne soit pas inférieur à 2 et ne soit pas supérieur à 8 dans la séquence de mots de code de 15 bits; et

> à sélectionner un mot de code de la multiplicité de mots de code de 15 bits affectés à chaque mot de données de 8 bits de sorte que la variation de somme numérique au niveau d'un dernier bit de chaque mot de code de 15 bits change périodiquement, dans lequel:

> ladite étape d'affectation consiste à produire une multiplicité de premières paires de codes comprenant chacune un mot de code de 15 bits ayant une somme numérique de mot de code de +3 et un mot de code de 15 bits ayant une somme numérique de mot de code de -1, ainsi qu'une multiplicité de secondes paires de codes comprenant chacune un mot de code de 15 bits ayant une somme numérique de mot de code de +1 et un mot de code de 15 bits ayant une somme numérique de mot de code de -3, à affecter une des paires de ladite multiplicité de premières paires de codes et une des paires de ladite multiplicité de secondes paires de codes à chaque mot de données de 8 bits, et à sélectionner une des première et seconde paires de codes affectées à chaque mot de données de 8 bits de sorte que le nombre de bits identiques consécutifs ne soit pas inférieur à 2 et ne soit pas supérieur à 8 dans la séquence de mots de code de 15 bits; et

> ladite étape de sélection consiste à sélectionner l'un de deux mots de code de 15 bits compris dans la paire de codes sélectionnés de sorte que la variation de somme numérique au niveau d'un dernier bit de chaque mot de code

de 15 bits varie périodiquement.

 Procédé de modulation numérique selon la revendication 1, dans lequel ladite étape de production consiste:

à sélectionner des mots de code de 15 bits en tant que candidats parmi des mots de code de 15 bits qui remplissent les conditions suivantes: (1) le nombre de bits identiques consécutifs n'est pas supérieur à 7 au niveau d'une partie initiale d'un mot de code de 15 bits, (2) le nombre de bits identiques consécutifs n'est pas supérieur à 7 au niveau d'une partie finale d'un mot de code de 15 bits, (3) le nombre de bits identiques consécutifs, (3) le nombre de bits identiques consécutifs, allant d'un second bit jusqu'à un quatorzième bit, d'un mot de code de 15 bits n'est pas inférieur à 2 et n'est pas supérieur à 8, et (4) une valeur absolue d'une somme numérique de mot de code d'un mot de code de 15 bits n'est pas supérieure à 3;

à trier les mots de code de 15 bits sélectionnés en tant que candidats pour former un groupe comprenant des mots de code de 15 bits commençant par 00, un groupe comprenant des mots de code de 15 bits commençant par 01, un groupe comprenant des mots de code de 15 bits commençant par 10 et un groupe comprenant des mots de code de 15 bits commençant par 11:

à trier des mots de code de 15 bits compris dans chaque groupe pour obtenir des mots de code de 15 bits ayant une somme numérique de mot de code de +3, des mots de code de 15 bits ayant une somme numérique de mot de code de +1, des mots de code de 15 bits ayant une somme numérique de mot de code de -1 et des mots de code de 15 bits ayant une somme numérique de mot de code de -3, et

à produire des premières paires de codes comprenant chacune un mot de code de 15 bits ayant une somme numérique de mot de code de +3 et un mot de code de 15 bits ayant une somme numérique de mot de code de -1 et à produire des secondes paires de codes comprenant chacune un mot de code de 15 bits ayant une somme numérique de mot de code de +1 et un mot de code de 15 bits ayant une somme numérique de mot de code de -3 dans chacun des groupes suivants: le groupe de mots de code de 15 bits commençant par 00, le groupe de mots de code de 15 bits commençant par 01, le groupe de mots de code de 15 bits commençant par 10 et le groupe de mots de code de 15 bits commençant par 11.

 Procédé de modulation numérique selon la revendication 2, dans lequel ladite étape de sélection

35

d'une desdites première et seconde paires de codes consiste: (A) à sélectionner un mot de code de 15 bits commençant par 11 ou 01 lorsque les deux derniers bits d'un mot de code de 15 bits précédent sont 00, (B) à sélectionner un mot de code de 15 bits commençant par 11 ou 10 lorsque les deux derniers bits d'un mot de code de 15 bits précédent sont 01, (C) à sélectionner un mot de code de 15 bits commençant par 00 ou 01 lorsque les deux derniers bits d'un mot de code de 15 bits précédent sont 10, et (D) à sélectionner un mot de code de 15 bits commençant par 00 ou 10 lorsque les deux derniers bits d'un mot de code de 15 bits précédent sont 10, et (D) à sélectionner un mot de code de 15

4. Procédé de modulation numérique selon la revendication 1, dans lequel ladite étape de sélection de l'un desdits deux mots de code de 15 bits consiste:

à déterminer une valeur de contrôle de variation de somme numérique au niveau d'un dernier bit de chaque mot de code de 15 bits et une valeur réelle de variation de somme numérique au niveau d'un dernier bit de chaque mot de code de 15 bits et à sélectionner l'un de deux mots de code de 15 bits compris dans la paire de codes sélectionnée sur la base de ladite valeur de contrôle de variation de sömme numérique déterminée et de la valeur réelle de variation de somme numérique;

dans lequel ladite valeur de contrôle de variation de somme numérique représente une valeur cible de variation de somme numérique qui varie périodiquement.

- 5. Procédé de modulation numérique selon la revendication 4, dans lequel ladite étape de détermination consiste à sélectionner, pour une différence entre une valeur de contrôle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits courant et une valeur de contrôle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits suivant, une valeur parmi des valeurs prédéterminées et à sélectionner, pour une différence entre une valeur réelle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits courant et une valeur de contrôle au niveau d'un demier bit d'un mot de code de 15 bits courant, une valeur se situant dans une gamme prédéterminée.
- 6. Procédé de modulation numérique selon la revendication 5, dans lequel ladite étape de sélection de l'un de deux mots de code de 15 bits consiste à sélectionner l'un desdits deux mots de code de 15 bits de sorte qu'une différence entre une valeur réelle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits courant et

une valeur de contrôle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits suivant se situe dans une gamme prédéterminée

- 7. Procédé de modulation numérique selon la revendication 5, dans lequel ladite valeur prédéterminée comprend -1, 0 et +1 et les limites de ladite gamme prédéterminée ne sont pas inférieures à -1 et ne sont pas supérieures à 2.
- 8. Procédé de modulation numérique selon la revendication 6, dans lequel les limites de ladite gamme prédéterminée ne sont pas inférieures à -2 et ne sont pas supérieures à +3.
- Appareil de modulation numérique pour convertir une séquence de mots de données de 8 bits en une séquence de mots de code de 15 bits, comportant:

des moyens de commande (1) pour générer un signal de commande pour modifier périodiquement une variation de somme numérique au niveau d'un dernier bit de chaque mot de code de 15 bits: et

des moyens de conversion (2 - 7) pour convertir séquentiellement chaque mot de données de 8 bits en un mot de code de 15 bits de sorte que le nombre de bits identiques consécutifs ne soit pas inférieur à 2 et ne soit pas supérieur à 8 dans une séquence de mots de code de 15 bits en réponse à un signal de commande en provenance desdits moyens de commande (1); dans lequel lesdits moyens de conversion (2 -7) produisent une multiplicité de premières paires de codes comprenant chacune un mot de code de 15 bits ayant une somme numérique de mot de code de +3 et un mot de code de 15 bits ayant une somme numérique de mot de code de -1, et une multiplicité de secondes paires de codes comprenant chacune un mot de code de 15 bits ayant une somme numérique de mot de code de +1 et un mot de code de 15 bits avant une somme numérique de mot de code de -3, affectent une paire de ladite multiplicité de premières paires de codes et une paire de ladite multiplicité de secondes paires de codes à chaque mot de données de 8 bits, sélectionnent l'une des première et seconde paires de codes affectées à chaque mot de données de 8 bits de sorte que le nombre de bits identiques consécutifs ne soit pas inférieur à 2 et ne soit pas supérieur à 8 dans une séquence de mots de code de 15 bits, et sélectionnent l'un de deux mots de code de 15 bits compris dans la paire de codes sélectionnée de sorte que la variation

de somme numérique au niveau d'un dernier

bit de chaque mot de code de 15 bits varie pé-

50

25

30

riodiquement.

10. Appareil de modulation numérique selon la revendication 9, dans lequel:

> ledit signal de commande représente une différence entre une valeur de contrôle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits courant et une valeur de contrôle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits suivant, et ladite valeur de contrôle de variation de somme numérique représente une valeur cible de variation de somme numérique qui change périodiquement; et lesdits movens de conversion (2 - 7) convertissent chaque mot de données de 8 bits en un mot de code de 15 bits sur la base d'une différence entre une valeur de contrôle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits courant et une valeur réelle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits courant.

 Appareil de modulation numérique selon la revendication 10, dans lequel lesdits moyens de conversion comportent:

> des premiers moyens d'addition (2); des premiers moyens de maintien (3) pour maintenir temporairement une sortie desdits premiers moyens d'addition (2); des seconds moyens d'addition (4);

> des moyens de génération de signal (5) pour générer un signal de sélection en réponse à une sortie desdits seconds moyens d'addition (4);

> des moyens de conversion 8-15 (6); des moyens de sortie (6) pour délivrer une différence entre une valeur réelle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de 15 bits suivant et une valeur réelle de variation de somme numérique au niveau d'un dernier bit d'un mot de code de

15 bits courant; et

des seconds moyens de maintien (7) pour maintenir temporairement les deux derniers bits d'un mot de code de 15 bits, dans lequel: lesdits premiers moyens d'addition (2) additionnent une sortie desdits moyens de commande (1), une sortie desdits premiers moyens de maintien (3) et une sortie desdits moyens de sortie (6):

lesdits seconds moyens d'addition (4) additionnent une sortie desdits moyens de commande (1) et une sortie desdits premiers moyens de maintien (3); et lesdits moyens de conversion 8-15 (6) sélectionnent et délivrent l'un desdits mots de code de 15 bits sur la base d'un mot de données de 8 bits introduit, dudit signal de sélection et d'une sortie desdits seconds moyens de maintien (7).

 Appareil de modulation numérique selon la revendication 11, dans lequel:

lesdits moyens de génération de signal (5) génèrent un premier signal de commande lorsqu'une sortie desdits seconds moyens d'addition (4) constitue une première valeur, génèrent un second signal de commande lorsqu'une sortie desdits seconds moyens d'addition (4) constitue une seconde valeur, et génèrent un troisième signal de commande lorsqu'une sortie desdits seconds moyens d'addition (4) constitue une troisième valeur; et

lesdits moyens de conversion 8-15 (6) sélectionnent un mot de code de 15 bits ayant une somme numérique de mot de code de -1 ou -3 en réponse audit premier signal de sélection, sélectionnent un mot de code de 15 bits ayant une somme numérique de mot de code de +1 ou -1 en réponse audit second signal de commande, et sélectionnent un mot de code de 15 bits ayant une somme numérique de mot de code de +3 ou +1 en réponse audit troisième signal de commande.

13. Appareil de modulation numérique selon la revendication 11, comportant en outre des moyens de conversion parallèle/série (8) pour convertir un mot de code de 15 bits délivré par lesdits moyens de conversion 8-15 (6) en un signal modulé de données série de 15 bits.

FIG. 1

			Ţ	
NUMBER OF CORRESPONDING CODEWORDS	5 4 9 5 1 2 0	65 79 71 47	47 71 79 65	115 120 95 54
SOO	+ + 1 1 3 <del></del> 6	+ + + 1 3 <del></del> 5	+ + - 1 3 3	+ +     w w
FIRST 2 BITS	0 0	0 1	10	11

# F16. 2

USED NUMBER	53 94	6 4 4 5	7 9 6 4	7 G
8-BIT DATA WORDS TO BE CORRESPONDED	0 ~ 52 53 ~ 146	47 - 21		$\frac{3}{0} - \frac{14}{52}$
NUMBER	5 4 9 5	6 5	4.7 6.5	9 5 5 4
CODE PAIR NUMBER	3, -1	ω. 	ω ' '	3, -1 1, -3
္ပင္	++	+ +	+ +	+ +
FIRST 2 BITS	0 0	0.1	10	-

F1G 3A

## WORD CODEWORD CDS CODEWORD CDS CODEWORD CDS CODEWORD  O 000011001111111	SS	က	က	က	က	က	က	က	က	က	က	က	က	က	4	က	က
#ORD CODEWORD CDS CODEWORD CDS CODEWORD  0000111001111111 +3 00000011111110 -1 110000001111111 000011100111	CODEWORD	11000000011110	110000000110011	11000000111001	11000000111100	110000001100011	110000001100110	110000001110001	110000001111000	11000011000011	11000011000110	110000011001100	11000011100001	110000011110000	11000011000011	110000110000110	110000110001100
#ORD CODEWORD CDS CODEWORD CDS CODEWO 0000111001111111 +3 00000011111110 -1 11000000 000011110011111 +3 000000111001111 -1 11000001 000011111001111 +3 000000111100111 -1 11000001 0000111111001111 +3 000000111110011 -1 11000001 0000111111100111 +3 000000111111001 -1 11000001 0000111111110011 +3 000000111111001 -1 1100001101 00011100011111111 +3 000001110111100 -1 1100001101 0001110001111111 +3 0000011111001111 -1 1100001111 00011111000111111 +3 0000011111001111 -1 1100001111 0001111100111111 +3 0000011111001111 -1 1100001111 0001111100111110 +3 0000011111001111 -1 1100001111 00011111100111110 +3 000001111100111 -1 1100001111 00011111100111110 +3 000001111100111 -1 1100001111	8	7	7	7	7	7	Ŧ	<b>=</b>	7	7	<b>=</b>	7	7	7	Ŧ	Ŧ	7
#ORD CODEWORD CDS CODEWORD  0000111001111111 +3 00000011111111111111	CODEWORD	11000000111111	110000001111110	110000011001111	110000011100111	110000011110011	110000011111001	110000011111100	110000110001111	110000110011110	110000111000111	110000111001110	110000111100011	110000111100110	=	110000111111000	11000110001111
#ORD CODEWORD CDS  0000111001111111 +3 0 0000111110011111 +3 0 000011111001111 +3 0 000011111100111 +3 0 000011111110011 +3 0 0001110011111111 +3 0 0001110001111111 +3 0 0001111000111111 +3 0 00011111000111111 +3 0 00011111000111111 +3 0 00011111000111111 +3 0 000111111000111111 +3 0 000111111000111111 +3 0	CDS	7	-	7	7	7	7	7	7	7	7	7	-	<u> </u>	7	7	7
MORD CODEWORD  0000111001111111 00001111001111111 0000111111	CODEWORD	000000011111110	000000110011111	000000111001111	000000111100111	000000111110011	000000111111001	000000111111100	000001100011111	000001100111110	000001110001111	000001110011110	000001111000111	000001111001110	000001111100011	000001111100110	=
WORL	SO	+3	<del>1</del>	+3	+3	+3	<b>~</b>	<u> </u>	+3	+3	÷	£	£	£3	£	<del>1</del> 3	+3
		_	_	_	_	_								_			

F1G. 3B

	CBS CBS	က	٣	<u>ب</u>	က	က	က	٣	ري	دئ	က	က	က	ب	က	က	က
	CODEWORD	110000110011000	11000011100001	110000111100000	11000110000011	11000110000110	110001100001100	110001100011000	110001100110000	11000111000001	110001111000000	110011000000011	11001100000110	110011000001100	110011000011000	110011000110000	110011001100000
	S	7	7	7	<b>-</b>	7	7	Ŧ	+1	7	7	7	7	7	7	7	7
	CODEWORD	110001100011110	110001100110011	110001100111001	110001100111100	11000111000111	110001110001110	110001110011001	110001110011100	11000111100011	110001111000110	110001111001100	110001111100001	110001111110000	11001100001111	11001100011110	110011000110011
	SS	7	7	7	7	7	7	7	⊣	7	7	7	7	7	7	7	7
	CODEWORD	00000111111000	000011000011111	000011000111110	000011001100111	000011001110011	000011001111001	000011001111100	000011100001111	000011100011110	000011100110011	000011100111001	000011100111100	000011110000111	0000111100011110	000011110011001	000011110011100
	SE	ಕ್ಕ	<del>1</del> 3	<del>,</del>	+3	<del>,</del>	+3	<del>+</del> 3	+3	<del>1</del>	<del>.</del>	+3	+3	+3	<del>1</del> 3	+3	<del>1</del> 3
	ORD CODEWORD	000111111001110	00011111100011	000111111100110	00011111110001	001100001111111	001100011111110	001100110011111	001100111001111	001100111100111	001100111110011	00110011111001	001100111111100	001110000111111	001110001111110	001110011001111	001110011100111
-811	ATA WORD (HEX)	10	11	12	13	14	15	16	17	18	19	1A	118	10	9	当	댐

FIG 4

8-BIT									
DATA WORD (HEX)	<b>S</b> S	CODEWORD	CDS	CODEWORD	CDS	CODEWORD	CDS	CODEWORD	SS
20	00	001110011110011	+3	000011111000011	7	110011000111001	7	1100111100000001	ကို
21	00	001110011111001	+3	000011111000110	7	11001100011100	7	110011110000000	ا د
22	8	001111001111100	<del>,</del>	000011111001100	7	110011001100011	7	11100000001110	က
23	90	001111000011111	+3	00001111100001	~	110011001100110	7	11100000011001	က
24	00	001111000111110	÷3	00001111110000	7	1100111001110001	7	11100000011100	က
52	00	001111001100111	<del>1</del> 3	000110000011111	7	110011001111000	7	111000000110001	ائ
92	8	001111001110011	<del>1</del> 3	000110000111110	7	110011100000111	7	11100000111000	ကို
27	00	001111001111001	<del>1</del> 3	000110001100111	_	110011100001110	7	111000001100001	۲,
88	00	001111001111100	£,	000110001110011	7	110011100011001	7	111000001110000	က
53	8	001111100001111	<b>~</b>	000110001111001	7	110011100011100	7	11100001100001	က
2 <b>y</b>	00	011111000111110	+3	000110001111100	7	110011100110001	7	111000011100000	က
2B	9	0011111001110011	<del>+</del>	000110011000111	7	110011100111000	<b>=</b>	11100011000001	رن
သ	99	011111001111001	<del>,</del>	000110011001110	<del>-</del>	11001111000011	7	11100011100000	ئ.
<b>SD</b>	00	01111100111100	+3	000110011100011	_	110011110000110	7	11100110000001	دئ
3ε	9	001111110000111	<u> </u>	000110011100110	1	110011110001100	7	11100111000000	٣
2F	0011	001111110001110	<u> </u>	0001110011110001	_	110011110011000	7	111100000000110	4

F I G. 4]

8-BIT									
DATA WORD	_	CODEWORD	සි	CODEWORD	CDS	CODEWORD	SS	CODEWORD	සු
(HEX)									
30	00111	01111110011001	+3	000111110011000	╗	110011111000001	7	111100000001100	က
31	00111	01111100111100	+3	000111000001111	7	110011111100000	7	111100000011000	က
32	00111	0111111000011	+3	000111000011110	7	111000000011111	7	111100000110000	<u>ٿ</u>
33	00111	01111111000110	+3	000111000110011	7	111000000111110	7	111100001100000	٣
34	00111	01111111001100	÷	000111000111001	7	111000001100111	7	111100011000000	က
35	00000	00000111111110	7	000000011001111	က	110000001111111	<del>1</del> 3	11000000011111	-
36	00000	00001100111111	7	000000011100111	က	110000011111110	+3	11000000111110	7
37	0000	00001110011111	7	000000011110011	ښ	110000110011111	£3	11000000111	<del>-</del>
38	00000	00001111001111	7	000000011111001	ကို	110000111001111	÷	110000001110011	7
39	00000	00001111100111	7	000000011111100	က	110000111100111	£	110000001111001	7
3A	00000	0000111110011	7	000000110001111	ۍ	1100001111100111	<del>+</del> 3	110000001111100	7
38	00000	0000111111001	=	000000110011110	က	1100001111110001	<del>1</del> 3	11000011000111	<u></u>
ဗ္က	0000	0000111111100	7	000000111000111	က	110000111111100	<del>1</del> 3	110000011001110	7
8	0000	00011000111111	Ŧ	000000111001110	ئ.	110001100011111	<del>.</del>	110000111000011	7
딿	0000	00011001111110	7	000000111100011	က	110001100111110	<del>+</del> 3	110000011100110	<u> </u>
꾟	00001	00011100011111	Ŧ	000000111100110	ئ	110001110001111	<u> </u>	110000011110001	7

FIG. 5.4

(HEX) 40 000011100111110 +1 000000111110001 -3 110001110011110 +3 1100001110001111000 -4 110000111100011111000 -3 1100011110001111 +3 1100001110001111 -4 1 00000111111000 -3 110001111000111 +3 110000110001111 -4 1 00000111111000111 +1 00000110001111 -3 110001111100111 +1 00000110001111 -3 110001111100111 +1 000001100111001 -3 110001111100011 +3 110000110011100 -4 1 00001111110011 +1 000001100111001 -3 110001111110001 +3 11000011100110 -4 1 00001111110001 +1 00000111000111 -3 11001111111000 +3 11000011100111 -3 11001111111100 -4 1 0000111111100 -3 11001111111110 +3 11000011111001 -3 11001111111100 -4 1 00000111110011 -3 110011100111 +3 1100011110001 -4 1 0000111111001 -3 1100111001111 +3 1100011110001 -4 1 0000111110011 -3 110011100111 +3 110001110001110 -4 1 0000111110011 -4 1 00000111110011 -3 1100111001111 +3 110001100011100 -4 1 0000110011111001 -4 1 1001110011	8-811								
000011100111110 +1 00000011111000 -3 11000111100111 +3 1100001100 000011110001111 +1 00000011111000 -3 110001111000111 +3 1100001100 000011111001111 +1 000001100001111 -3 11000111100111 +3 1100001100 00001111100111 +1 00000110011	LA WORD	_	පු		SS	CODEWORD	S	CODEWORD	CDS
000011110011110 +1 00000111111000 -3 110001111000111 +3 1100001100 000011110001111 +1 00000111111000111 -3 110001111000111 +3 1100001100 000011111001111 +1 0000011010001111 -3 110001111100111 +3 1100001100 000011111100111 +1 000001100011110011 -3 11000111110011 +3 1100001100 000011111110011 +1 00000110011	_	011111001111000	=	100001111100001	6	110001110011110	67	00011111000011	-
000011110001111 +1 00000111111000 -3 110001111000111 +3 1100001100 000011110011110 +1 000001100001111 -3 110001111001110 +3 1100001100 000011111001111 +1 0000011000011110 -3 110001111100011 +3 1100001100 000011111100111 +1 0000011000111100 -3 110001111110011 +3 1100001100 000011111110011 +1 00000110011	ź	001110011100	-	1000111100000	<b>3</b>	1100011100011	2	11000011111000	7
0000111110011110 +1 000001100001111 -3 110001111001110 +3 1100001100	41 0	00011110001111	7	00000011111000	ئ	110001111000111	+3	110000110000111	7
000011111000111 +1 000001100011110 -3 110001111100011 +3 1100001100 00001111100110 +1 0000011000111001 -3 110001111100011 +3 1100001100 000011111110011 +1 00000110011	42 0	0011110011110	7	000001100001111	۲;	110001111001110	÷	11000110001110	· -
000011111001110 +1 00000110011010 -3 11000111110011 +3 1100001100 0000111111001110 +1 00000110011001 -3 11000111110001 +3 1100001110 0000111111100110 +1 000001100111100 -3 1100110110111 +3 1100001110 000011111111000 +1 000001110001110 -3 11001100011111 +3 1100001110 000110001111111 +1 0000011100111	43	1111000111	-	1111000110000	, c	110001111100011	2	11000110011	• -
0000111111001110 +1 000001100110011 -3 110001111100110 +3 1100001100   000011111100011 +1 000001100111001	45	10001111000111	≓	000001100011110	1	110001111100011	<del>+</del>	11000110011001	7
000011111100011 +1 000001100111001 -3 110001111110001 +3 1100001110	0	00011111001110	Ŧ	000001100110011	က	110001111100110	<u> </u>	110000110011100	<del>-</del>
000011111100110 +1 000001100111100 -3 110001111111000 +3 1100001110	0	0001111100011	7	000001100111001	က	110001111110001	<del>+</del> 3	110000111000011	7
0000111111110001 +1 000001110000111 -3 110011000011111 +3 1100001110	0	00011111100110	7	000001100111100	ب	110001111111000	<u> </u>	110000111000110	<del></del>
000110111111000 +1 000001110001110 -3 110011000111110 +3 1100001111 000110000111111 +1 000001110011001 -3 11001100111 +3 1100001111 0001100011111110 +1 0000011110011100	0	00011111110001	7	000001110000111	ئی	11001100011111	+3	110000111001100	· <del>-</del>
000110000111111 +1 000001110011001 -3 110011001100111 +3 1100001111   000110001111110 +1 0000011100111	0	0001111111000	7	000001110001110	رئ	110011000111110	+3	110000111100001	· <del>-</del>
000110001111110 +1 000001110011100 -3 110011001110011 +3 1100011000	0	00110000111111	7	000001110011001	ر.	1100110011100111	7	110000111110000	· -
000110011001111 +1 000001111000011 -3 1100110011111001 +3 1100011000 000110011111001 +1 10000110111001100	0	00110001111110	7	000001110011100	4	11001100110011	7	11000011000011	· <del>-</del>
000110011100111 +1 000001111000110 -3 110011001111100 +3 1100011000 0001100111110011 +1 000001111001100 -3 110011100001111 +3 1100011000 000110011111001 +1 000001111100001 -3 110011100011110 +3 1100011001 0001100111111100 +1 0000011111110000 -3 110011100110011 +3 11000111001	0	01110011001111	7	000001111000011	دل	110011001111001	<u> </u>	11000110001110	· <del>-</del>
000110011110011 +1 000001111001100 -3 110011100001111 +3 1100011000 0001100111111001 +1 00000111110001 -3 110011100011110 +3 1100011001 0001100111111100 +1 0000011111110000 -3 110011100110011 +3 1100011001	0	00110011100111	7	000001111000110	ر.	110011001111100	+3	110001100011001	· -
0001100111111001 +1 000001111100001 -3 110011100011110 +3 1100011001 00011100111	_	0110011110011	7	000001111001100	ئے	110011100001111	<u>+</u>	110001100011100	<del>-</del>
0001100111111100 +1 0000011111110000 -3 110011100110011 +3 1100011001	0	101110011111001	7	000001111100001	43	110011100011110	<del>1</del>	110001100110001	· ¬
		0111001111100	7	00000111110000	ij	110011100110011	+3		-

F1G. 5B

	පි	<del>-</del>	7	7	7	7	-	7	7	<u> </u>	<u>-</u>	7	-	7	<del></del>	7	7
	CODEWORD	11000111000011	11000111000110	110001110001100	110001110011000	11000111100001	110001111100000	11001100000111	11001100001110	110011000011001	110011000011100	110011000110001	110011000111000	110011001100001	110011001110000	110011100000011	110011100000110
	පු	+3	<del>+</del>	<del>1</del>	<del>,</del>	+3	<del>.</del>	+3	<del>,</del>	<del>.</del> 5	+3	÷	<del></del>	£	÷	<del>.</del> 5	<u> </u>
	CODEWORD	110011100111001	110011100111100	1100011110000111	110011110001110	110011110011001	110011110011100	110011111000011	110011111000110	110011111001100	110011111100001	110011111110000	1110000001111111	111000001111110	111000011001111	111000011100111	111000011110011
٠	SS	က	က	ကူ	4	က	٠,	က	ئے	က	က	43	က	ب	دئ	دئ	က
	CODEWORD	00001100001111	000011000011110	000011000110011	000011000111001	000011000111100	000011001100011	000011001100110	000011001110001	000011001111000	000011100000111	000011100001110	000011100011001	000011100011100	000011100110001	000011100111000	00001111000011
	සු	Ŧ	Ŧ	7	7	7	7	7	7	7	7	7	<b>=</b>	Ŧ	7	7	7
	ORD CODEWORD	000111000011111	000111000111110	000111001100111	000111001110011	000111001111001	000111001111100	000111100001111	000111100011110	000111100110011	0001111001111001	000111100111100	000111110000111	000111110001110	000111110011001	000111110011100	000111111000011
8-BIT	DATA WORD (HFX)	20	51	52	53	54	55	26	57	28	59	<b>2</b> ¥	5B	သွ	2	35	5F

FIG 64

COS		_		_		_	_				_					
ט	ī	7	T	ī	ī	7	ī	ī	1	ī	一	T	丁	7	7	T
CODEWORD	110011100001100	110011100011000	110011100110000	110011110000001	110011111000000	11100000001111	11100000011110	111000000110011	111000000111001	11100000111100	11100001100011	111000001100110	111000001110001	111000001111000	111000011000011	111000011000110
SES	+3	+3	+3	<del>,</del>	+3	<del>1</del> 3	÷	<del>1</del> 3	<b>£</b>	+3	<b>£</b>	+3	+3	<del>1</del> 3	<u> </u>	<del>1</del>
СОДЕЖОЯ	111000011111001	111000011111100	111000110001111	111000110011110	111000111000111	111000111001110	111000111100011	111000111100110	111000111110001	111000111111000	11100110001111	11100110011110	111001100110011	111001100111001	11100110011100	111001111000111
CDS	رب س	ري	دع	က	က	دئ	دئ	رئ	ત્ર	က	က	က	دل	က	က	က
CODEWORD	000011110000110	000011110001100	000011110011000	000011111000001	000011111100000	000110000001111	000110000011110	000110000110011	000110000111001	000110000111100	000110001100011	000110001100110	000110001110001	00011000111000	000110011000011	000110011000110
CDS	7	7	7	7	7	7	<b>=</b>	<b>=</b>	7	7	7	Ŧ	7	7	Ŧ	7
ORD CODEWORD	00011111000110	000111111001100	00011111100001	00011111110000	001100000111111	001100001111110	001100011001111	001100011100111	00110001110011	0011100011111001	001100011111100	001100110001111	001100110011110	001100111000111	001100111001110	001100111100011
8-BIT DATA WORD (HEX)	9	61	62	63	64	65	99	67	89	69	<b>6A</b>	<b>6</b> B	ည္မ	9	<u>6</u> E	6F

FIG. 61

CDS	
CODEWORD	111000011001001 111000011100001 111000110000110 111000110001100 1110001110001100 1110011110000011 111001100000110 111001100000110 1110011000001100 111001100011000 11100111000001100
SS	*****
CODEWORD	111001110001110 111001110011100 111001111000011 1110011111000110 111100111111
CDS	
CODEWORD	000110011001100 00011001110000 00011100000111 00011100001110 00011100011000 00011100011000 00011100011000 000111100011000 000111100000110 000111100001100 000111100001100
SES	
HORD CODEWORD	001100111100110 001100111110001 001110111111
8-BIT DATA WORD	(HEX) 70 70 71 72 73 74 75 76 77 78 78 78 78 78 78 78 78 78 78 78 78

## EP 0 506 446 B1

CDS	<u> </u>	7	7	<u></u>	<b></b> -	┯ '	<b>-</b>	<del>-</del>	<del>-</del>	_	<del>-</del>	7	7	7	<u></u>	<b>-</b>
CODEWORD	11110000000111	111100000001110	111100000011001	111100000011100	1111100000110001	1111100000111000	111100001100001	111100001110000	11110001100001	111100011100000	111100110000001	1111001111000000	1111110000000011	111111000000110	11111000001100	1111110000011000
CDS	<del>1</del> 3	÷	<u> </u>	<b>£</b>	<del>1</del> 3	<del>+</del> 3	+3	+3	+3	<del>.</del> 5	<u> </u>	+3	+3	+3	+3	+3
CODEWORD	111100011100011	111100011100110	111100011110001	111100011111000	111100011000111	11110011001110	1111100110011001	111110011100111100	1111001111000011	111100111000110	111100111001100	111100111100001	111100111110000	111110000001111	111110000011110	1111110000110011
SES	دي	<u>۔</u>	ب	رئ	က	က	က	က	ကို	ب	ئ.	က	۲,	က	ų,	က
CODEWORD	000111110000001	000111111000000	001100000001111	001100000011110	001100000110011	001100000111001	001100000111100	001100001100011	001100001100110	001100001110001	0011100001111000	001100011000011	001100011000110	001100011001100	001100011100001	001100011110000
S	7	<b>=</b>	7	7	7	7	=	7	7	7	=	7	7	7	7	Ŧ
ORD CODEWORD	001111000011110	001111000110011	001111000111001	001111000111100	0011110011100011	001111001100110	0011110011110001	001111001111000	001111100000111	00111100001110	001111100011001	0011111000111100	001111100110001	0011111001111000	001111110000011	001111110000110
8-BIT DATA WORD	) @	83	83	83	84	82	8	87	<u></u>	88	8	88	မ္တ	8	8	<b>∞</b>

F1G. 71

A-RIT									
DATA WORD	(ORD	CODEWORD	SB	CODEWORD	CDS	CODEWORD	SGS	CODEWORD	SS
96	00	101111110001100	Ŧ	001100110000011	က	1111110000111001	<del>1</del> 3	1111110000110000	7
6 5	0	10111110011000	7	00110011000110	۳	1111110000111100	<b>₹</b>	1111110001100000	7
3 6		011111100001	=	001100110001100	က	1111110001100011	<del>,</del>	1111110011000000	7
3 6		111000001111111	÷	011000000011111	7	10000001111111	7	10000000111110	က
8		1100001111110	÷	01100000011110	7	100000011111110	7	100000001100111	က
2 8		11000110011111	<u>~</u>	011000001100111	7	100000110011111	7	10000001110011	ကု
88		111000111001111	÷	011000001110011	7	100000111001111	7	100000001111001	က
6	,	111000111100111	7	011100000111001	7	100000111100111	Ŧ	10000001111100	က
š	,	1100011110011	<u> </u>	011000001111100	· 귺	100000111110011	7	10000011000111	<u>ل</u>
8 8	,	11000111111001	<u> </u>	011000011000111	· —	100000111111001	7	100000011001110	દ
ęδ	ے ر	1100011111100	÷ = =	011000011001110	· 귺	100000111111100	=	10000011100011	ငှ
ğ	, _	11100110011111	4	011000011100011	7	100001100011111	7	100000011100110	က
9 6	<i>,</i>	1100110011110	<u> </u>	011000011100110	· —	100001100111110	7	10000011110001	က
3 6	, _	111001110001111	٠ - +	011000011110001	· -	100001110001111	7	100000011111000	ب
9 5	_	11100111001111	÷	01100001111000	· <del>-</del>	100001110011110	<b>=</b>	100000110000111	L)
3 6	_	111001111000111	÷	011000110000111	· 귺	100001111000111	<b>=</b>	100000110001110	ٿ

F 1 C 8

-01							6	adding acco	2
ATA WORD	_	CODEWORD	සු	CODEWORD	S	CODEMORD	S	CODENORD	3
(HEX)									
A0	0110011	0111001111001110	<del>.</del>	011000110001110	_	100001111001110	7	100000110011001	<del>ر</del> ع
A	0110011	11001111100011	<u></u>	011000110011001	-	100001111100011	7	100000110011100	က
A2	0110011	01100111100110	<u></u>	011000110011100	7	100001111100110	7	10000111000011	ئ.
A.3	0110011	1100111110001	ţ	011000111000011	7	100001111110001	Ŧ	100000111000110	က
<b>A</b>	0110011	1100111111000	<u> </u>	011000111000110	7	100001111111000	<b>=</b>	100000111001100	اء
A5	0111000	11110000011111	<del>+</del> +	011000111001100	<b>-</b>	100011000011111	7	100000111100001	<del>ر</del> ع
<b>9</b> 8	0111000011	01111110	<u> </u>	011000111100001	7	100011000111110	7	100000111110000	<b>ب</b>
A7	0111000	111100011001111	4	011000111110000	7	1000110011100111	7	10000110000111	က
<b>8</b>	0111000	11100011100111	<u> </u>	011001100000111	7	100011001110011	7	100001100001110	٣
6¥	0111000	111100011110011	<u> </u>	01100110001110	7	100011001111001	7	100001100011001	ب
¥	0111000	111100011111001	<u></u>	011001100011001	7	100011001111100	7	100001100011100	<del>ر</del> دی
AB.	0111000	01110001111100	ţ	011001100011100	7	100011100001111	7	100001100110001	က
ξ	0111001	111100111001111	4	011001100110001	7	100011100011110	7	100001100111000	က
Q	0111001	111100110011110	<del>1</del>	011001100111000	7	100011100110011	7	10000111000011	43
A.F.	0111001	1110011100111	÷	011001110000011	<u>-</u>	100011100111001	7	100001110000110	က
Ψ.	0111001	11100111001110	4	0110001110000110	7	100011100111100	Ŧ	100001110001100	က

FIG. 8

-BIT								
TA WO	DATA WORD CODEWORD	SS	CODEWORD	CDS	CODEWORD	CDS	CODEWORD	g
	011100111100011	+3	011001110001100	7	10001111000111	7	100001110011000	က
	011100111100110	4	011001110011000	7	100011110001110	7	10000111100001	ۍ
	0111100111110001	<b>£</b>	011001111000001	7	100011110011001	7	100001111100000	က
	01110011111000	£3	011001111100000	7	100011110011100	Ŧ	10001100000111	ئ
	011110000011111	ţŢ.	011100000001111	7	10001111100011	Ŧ	100011000001110	L)
	011110000111110	<del>+</del>	011100000011110	7	100011111000110	7	100011000011001	L)
88	011110001100111	ţ	011100000110011	7	100011111001100	7	100011000011100	က
87	011110001110011	÷	011100000111001	7	10001111100001	7	100011000110001	က
. ~~	011110001111001	<del>1</del>	011100000111100	7	10001111110000	<b>=</b>	100011000111000	က
	01111000111100	ţ	011100001100011	7	100110000011111	<b>=</b>	100011001100001	ကူ
R S	011110011000111	+3	011100001100110	7	100110000111110	7	100011001110000	က
~	011110011001110	+3	011100001110001	7	100110001100111	7	1000011100000011	ب
	0111100111100011	+3	011100001111000	7	10011000110011	7	100011100000110	ကို
	011110011100110	+3	011100011000011	7	1001110001111001	<b>=</b>	100011100001100	က
	011110011110001	<del>1</del> 3	011100011000110	7	100110001111100	7	100011100011000	က
	011110011111000	+3	011100011001100	7	100110011000111	<b>=</b>	100011100110000	ئى

FIG. 94

SES	•	ر.	ų,	ئ	د.	က	က	ကို	က	ئ.	က	က	ကို	က	က	ئى	ကု
CODEWORD		100001111000001	10001111100000	10011000000111	100110000001110	100110000011001	100110000011100	100110000110001	100110000111000	10011000110001	100110001110000	1000110011000001	100110011100000	100111000000011	100111000000110	100111000001100	100111000011000
SS		7	7	7	7	7	Ŧ	7	7	Ŧ	7	Ŧ	Ŧ	Ŧ	7	Ŧ	7
CODEWORD		100110011001110	1001110011100011	100110011100110	1001110011110001	100110011111000	100111000001111	100111000011110	100111000110011	100111000111001	100111000111100	100111001100011	100111001100110	100111001110001	100111001111000	100111100000111	100111100001110
CDS		7	7	7	7	7	7	7	7	7	7	7	-	╗	7	7	7
CODEWORD		011100011100001	011100011110000	011100110000011	011100110000110	011100110001100	011100110011000	011100111000001	011100111100000	011110000000111	011110000001110	011110000011001	011110000011100	011110000110001	011110000111000	011110001100001	011110001110000
g		£	+3	7	+	<del>+</del>	+3	+3	<u>+</u>	<u> </u>	£	÷.	<b>£</b>	£	£	<u>£</u>	<del>1</del> 3
ORD CODEWORD		011111000001111	011111000011110	011111000110011	01111000111001	011111000111100	011111001100011	011111001100110	011111001110001	011111001111000	01111100000111	01111100001110	011111100011001	01111100011100	011111100110001	011111100111000	011111110000011
DATA WORD	(HEX)	2	5	ි ව	3 2	2	. F.	ප	35	<u>ප</u>	<u> </u>	ర	පි	88	8	ප	පි

F I G 9

SS	•	7	က	က	7	7	╗	7	7	7	7	7	7	7	7	7	7
CODEWORD		100111000110000	100111001100000	100111100000001	100000000111111	100000001111110	100000011001111	100000011100111	100000011110011	100000011111001	100000011111100	100000110001111	100000110011110	10000111000111	100000111001110	10000111100011	100000111100110
SE	•	7	Ŧ	7	£3	+3	<del>1</del> 3	+3	+3	<del>1</del> 3	<del>.</del> 5	ţ	<del>1</del> 3	+3	<del>с</del>	÷	£
CODEWORD		1001111000111001	100111100011100	100111100110001	100000111111110	100001100111111	1000011100111111	100001111001111	100001111100111	100001111110011	100001111111001	100001111111100	100011000111111	100011001111110	100011100011111	100011100111110	100011110001111
CDS	3	<del>-</del>	7	7	က	را د	į,	က	ب	دئ	က	ښ	ကို	က	က	က	دل
CODEWORD		011110011000001	011110011100000	011111000000011	011000000001111	01100000011110	011000000110011	011000000111001	011000000111100	011000001100011	011000001100110	011000001110001	011000001111000	011000011000011	011000011000110	011000011001100	011000011100001
S	3	£	+3	<u> </u>	=	<b>=</b>	=	: ∓	7	7	7	7	7	7	=	7	7
MORD CODEWORD	9	011111110000110	011111110001100	011111110011000	01100000011111	01100000111110	01100011001111	01100001100111	011000011110011	01100001111001	01100001111100	011000110001111	011000110011110	011000111000111	011000111001110	011000111100011	011000111100110
8-BIT	(HEX)	2	2	2	32	2		3 2	3 2	2	200	2	2	2	2		본

FIG. 10

	CDS			~	7	-	-	<b>-</b> -	-	7	<del></del>	7	7	_	<u>-</u>	7	7	-
	CODEWORD		000001111100001	0000111111000	00001100001111	00001100011110	00001100110011	00001100111001	00001100111100	00001110000111	00001110001110	00001110011001	00001110011100	00001111000011	00001111000110	00001111000100	00001111100001	. 0000111110000
	SCO		3 100	3 100	3 100	3 100	3 100	3 100	3 100		3 100	_	3 100	_	_	_		
	ひ		+	+	+	+	+	+	+	<del>+</del> + 3	7	<del>+</del>	+	+3	+3	<del>+</del>	+3	57
	CODEWORD		100011110011110	100011111000111	100011111001110	100011111100011	100011111100110	100011111110001	10001111111000	100110000111111	100110001111110	100110011001111	1001110011100111	1001110011110011	1001110011111001	100110011111100	100111000011111	1001111000111110
	CDS		က	က	ش	را.	က	က	က	က	က	دئ	က	ئ.	رئ	£,	က	6
	CODEWORD		011000011110000	01100011000011	01100011000110	011000110001100	011000110011000	011000111000001	011000111100000	011001100000011	01100110000110	01100110001100	011001100011000	011001100110000	011001110000001	011001111000000	011100000000111	011100000001110
	SS		7	Ŧ	7	=	7	7	7	<b>=</b>	7	7	7	<b>=</b>	7	7	7	7
	CODEWORD		11000111110001	111000111111000	11100110001111	0111001100011110	11001100110011	111001100111001	11001100111100	1110011110001111	111001110001110	111001110011001	111001110011100	110001111000011	111001111000110	11001111001100	1100111110001	01100111111000
8-BI	DATA WORD	(HEX)	<u>은</u>	E1 0	E2 0	3	E4 0	_	93	_	0	0	0	0	0	0	田田	

F1G 101

8-BIT DATA WORD	ORD CODEWORD	CES	CODEWORD	CDS	CODEWORD	CDS	CODEWORD	CGS
) E	011100000011111	7	011100000011001	က	1001110011101111	+3	10001100001111	7
. Œ	01110000011110	7	011100000011100	43	100111001110011	<del>د</del>	100011000011110	7
F2	011100001100111	7	011100000110001	دئ	100111001111001	+3	100011000110011	7
Œ	011100001110011	7	011100000111000	دئ	100111100111100	+3	100011000111001	7
F4	011100001111001	7	011100001100001	က	100111100001111	<del>,</del>	100011000111100	7
. <del>.</del> .	011100001111100	7	011100001110000	က	100111100011110	+3	100011001100011	7
<u>.</u>	011100011000111	7	01110001100001	دئ	1001111001110011	<del>+</del> 3	100011001100110	7
F.7	011100011001110	7	011100011100000	٤,	100111100111001	<del>1</del> 3	100011001110001	7
82	011100011100011	7	011100110000001	ئے	100111100111100	+3	100011001111000	7
G.	011100011100110	7	011100111000000	43	100111110000111	<u> </u>	100001110000111	7
€	011100011110001	7	011110000000011	دي	100111110001110	+3	100011100001110	7
뜐	011110001111000	7	011110000000110	اء	100111110011001	+3	100011100011001	7
<u>မ</u>	011100110000111	7	01111000001100	ر.	100111110011100	<del>+</del> 3	100011100011100	7
Œ	011100110001110	7	011110000011000	က	1000111111000011	<del>က</del>	100011100110001	<u> </u>
臣	011100110011001	7	011110000110000	ကို	100111111000110	<del>,</del>	100011100111000	7
돈	011100110011100	7	011110001100000	က	100111111001100	<del>1</del> 3	100001111000011	7




FIG. 12

<u>-, , , , , , , , , , , , , , , , , , , </u>				
3(+3,-	000	000	00	0
PAII				
CODE PAIR(+3,-1)			0	00
ł				
3	00	0		
PAIR			i I	
CODE PAIR (+1,-3)	0	00	000	000
	ļ	ļ		
Dn+1				_
)-u	107	+07	-0-	+07
ő				
RDn-CDn CDn-CDn+1	+	+	0	1




FIG. 14

